Regviz

Silicon Labs /EFR32BG21A020F1024IM32 /RAC_S /SYMMDCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYMMDCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/BGM210LA22JNF/RAC_NS/SYMMDCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (disable)SYMMDENRSDIG 0 (Divideby1)SYMMDDIVRSDIG

SYMMDDIVRSDIG=Divideby1, SYMMDENRSDIG=disable

Fields

SYMMDENRSDIG

SYMMDENRSDIG

0 (disable): undefined

1 (enable): undefined
SYMMDDIVRSDIG

SYMMDDIVRSDIG

0 (Divideby1): undefined

1 (Divideby2): undefined

2 (Divideby4): undefined

3 (Divideby8): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data